




P-Channel Enhancement Mode Power MOSFET

Description The G3401L uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.		 Schematic diagram	
General Features • V_{DS} -30V • I_D (at $V_{GS} = -10V$) -4.2A • $R_{DS(ON)}$ (at $V_{GS} = -10V$) < 55mΩ • $R_{DS(ON)}$ (at $V_{GS} = -4.5V$) < 69mΩ • $R_{DS(ON)}$ (at $V_{GS} = -2.5V$) < 102mΩ • 100% Avalanche Tested • RoHS Compliant		 Marking and pin assignment	
Application • Power switch • DC/DC converters		 SOT-23-3L	
Device	Package	Marking	Packaging
G3401L	SOT-23-3	3401	3000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-30	V
Continuous Drain Current	I_D	-4.2	A
Pulsed Drain Current (note1)	I_{DM}	-30	A
Gate-Source Voltage	V_{GS}	± 12	V
Power Dissipation	P_D	1.3	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	$^\circ\text{C}$

Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	95	$^\circ\text{C/W}$



Specifications $T_J = 25^{\circ}\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V	--	--	-1	uA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±12V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-0.6	-0.85	-1.3	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = - 4A	--	41	55	mΩ
		V _{GS} = -4.5V, I _D = - 4A	--	48	69	
		V _{GS} = -2.5V, I _D = - 2A	--	65	102	
Forward Transconductance	g _{FS}	V _{DS} =-5V,I _D =-1A	--	10	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1.0MHz	--	950	--	pF
Output Capacitance	C _{oss}		--	115	--	
Reverse Transfer Capacitance	C _{rss}		--	75	--	
Total Gate Charge	Q _g	V _{DD} = -15V, I _D = -4A, V _{GS} = -4.5V	--	9.5	--	nC
Gate-Source Charge	Q _{gs}		--	2	--	
Gate-Drain Charge	Q _{gd}		--	3	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = -15V, I _D = -4A, R _G = 6Ω	--	7	--	ns
Turn-on Rise Time	t _r		--	3	--	
Turn-off Delay Time	t _{d(off)}		--	30	--	
Turn-off Fall Time	t _f		--	12	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	-4.2	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = -1A, V _{GS} = 0V	--	--	-1.2	V



Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G



Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Gate Charge




Figure 4. Drain Source On Resistance




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area






Figure 9. Normalized Maximum Transient Thermal Impedance



SOT-23-3L Package Information



Symbol	Dimensions in Millimeters		
	MIN.	NOM.	MAX.
A	2.80	2.90	3.00
B	1.50	1.60	1.70
C	1.00	1.10	1.20
D	0.30	0.40	0.50
E	0.25	0.40	0.55
G	1.90		
H	0.00	-	0.10
J	0.047	0.127	0.207
K	2.60	2.80	3.00
All Dimensions in mm			